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Analog Capacitance ROM with
IGFET Bucket-Brigade Shift Register
ERIK BRUUN, MEMBER, lEEE , AND OLE OLESEN
Abstract –A new type of monolithic analog read-only memory
(AROM) is described. It consists of a memory element and associated
on-ddp readout circuitry. The memory cars be used for storing sample
values of time-varying analog signals. The memory element is a matrix
of MOS capacitors, preprogrammed in size by a special mask. The
readout element is a bucket-brigade (BB) shift register with parallel
input and serial output. A test circuit that permits investigation of
different principles of information transfer from capacitance matrix
to shift register has been developed.
I. INTRODUCTION
D URING the recent years a number of charge-transferdevices have been developed [1] - [3], and some in-teresting applications as analog delay lines, image
sensors, and monolithic transversal filters have emerged from
these new devices [1] , [4]. In this paper we describe a special
kind of analog read-only memory (AROM) which utilizes a
bucket-brigade device (BBD) [1] as the readout element.
The basic principle of the AROM is illustrated in Fig. 1.
From a store consisting of a matrix of mask-programmed MOS
capacitors a signal of n samples is transferred in parallel to an
analog shift register. By clocking the shift register, the signal
samples are then read out at the serial output of the register.
In the store, each row of capacitors represents a signal with
n samples. Each sample value is represented by the size of a
MOS capacitor. The store contains m different signals (m
rows in the matrix) each of which can be transferred to the
BBD analog shift register independent of the others.
In the BBD information is represented by a signal charge on
every second capacitor. The remaining capacitors in the BBD
contain a reference charge. The transfer of information from
the capacitance matrix to the BBD is therefore a transfer of
charge between capacitors. The connection between the
capacitors is established by a row of MOS transistors, one for
each capacitor. After transfer to the BBD every second
capacitor C in the BBD must contain a charge which is a
function of the size of the capacitor Cj in the store with
which charge exchange has taken place. This result can be
obtained either by a transfer of charge from Cj to C or by a
charge transfer from C to Cl. The two possibilities will be
discussed separately in the next section.
II. CIRCUIT CONFIGURATION AND OPERATION
Fig. 2 shows a complete circuit diagram of the test circuit
for the AROM. The figure will be referred to in the following
explanation of the circuit operation. The circuit offers the
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Fig. 1. Block diagram of the analog read-only memory (AROM).
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possibility of testing different principles of charge transfer
between capacitance matrix and BBD.
The circuits consist of a BBD with 92 stages and a capaci-
tance matrix, each row of which contains 92 capacitors. In
the particular test layout the number of rows is only 3. With
each capacitor in the matrix is associated a MOS transistor
that establishes the connection to the BBD. Also contained in
the circuit is a row of inhibit transistors and a row of clear
transistors. These are only used for clearing the matrix of
charge, and in the explanation of the charge transfer between
matrix and BBD the inhibit transistors are assumed to be
conducting while the clear transistors are nonconducting.
A. Charge Transfer from Capacitance Row to BBD
In our experiment the third row in the matrix is used for
investigation of charge transfer from capacitance row to BBD.
To begin with, the capacitors C in the BBD are assumed to
have zero voltage. The other capacitors C’ in the BBD are
charged to the voltage Uo – VT. U. is the amplitude of the
clock” pulses for the BBD and VT is the threshold voltage of
the MOS transistors.
A reference pulse of amplitude Vr,f is applied to all capaci-
tors C3 ~ to C392 and a gatepulse Vgs is applied to the
associated transistors T3 1 to T3 92. Each transistor in the
third row then has V& = Vmf and Vg~= Vg3- If Vg~> VT,
the transistors will conduct and a current will charge C until
the source voltage V~ reaches a value V]. ~ is the jth sample
value of the analog signal. The current flow will continue
until either Vg~= VT or V& = O. Vg. = VT implies that
V~= Vg3 - VT, giving the same voltage on all capacitors C in
the BBD, and is consequently of no interest. Vg, must have a
value that ensures V& > VT. In this case the transfer stops
when Vds = O, and
(1)
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Fig. 2. Diagram of the AROM chip.
is obtained by a capacitive voltage division of Vref. In order Returning Vz and 02 to ground results in
to ensure J&> VT, J& must fulfdl the following condition:
n
q. *( UO+VF)-UO.
vg3> ~:m” V&+ VT.
,max+c
(2) i
The condition for obtaining capacitive
Cjmax is the maximum value of Cj in the third capacitance ?“g~> VT or
row.
B. Charge Transfer from BBD to Capacitance Row Vg > c C+ C(UO+VF)+VT
The two first rows in the matrix are used for investigation Jmm
of charge transfer from BBD to capacitance row.
The capacitors C’ in the BBD are again assumed to be
charged to U. - VT. The capacitors C are charged to a voltage
VF. This is obtained by applying VF at the serial input (termi-
nal 8) of the BBD. The capacitors Cli and C2j in the first and
second row of the matrix are connected to ground.
To obtain a charge transfer from the capacitors C in the BBD
to the capacitors Cl~ in the first row of the matrix, a pulse
Vg is applied to the gates of the transistors Tli, and, simul-
taneously, a clock pulse OZ = U. is applied to the capacitors
C. The transistors TI j obtain the initial condition Vd~ = U. +
VF and Vg~= Vg, and a current will flow and charge Clj to
a voltage Vs. Notice that in Fig. 2 source and drain of T1j
have been reversed compared to source and drain of T3j
because the direction of current flow has changed. The cur-
rent flow will cease when Vd~ = O or V8~= VT.
1) Capacitive Voltage Division from BBD to Capacitance
Row: The first case, Vd~ = O, gives a capacitive division of the
voltage U. + VF between C and Cj, and the result is
(3)
- or
15 ser. con,
(4)
voltage division is that
(5)
where Cj mti is the minimum capacitor in the row.
2) Bucket-Brigade (BB) Transfer from BBD to Capaci-
tance Row: The second case, V@ = VT, gives V~= Vg - VT.
The charge on Cj then is
Qj=(Vg- VT)Cj. (6)
As this charge has been removed from C the voltage on C
will be
Cj
v/=vF+uo -:=vF+uo-(vg”vT)a.
Returning Vg and @2 to ground results in
vj=v~-(v’-vT)$
(7)
(8)
As this transfer mechanism is the same as the one that con-
trols the charge transport between the capacitors in a BBD
during a serial transfer it is called bucket-brigade (BB) transfer.
The condition for obtaining this kind of transfer is that Vd
is always greater than V~, or
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v-F+uo-(vg-vT)&g-vT
c
+-Vg<
Cj~~~ + C
(u. + v~)+Vp (9)
C. Incomplete Charge Transport
The calculated values of ~ given in (1), (4), and (8) are
limits obtained with infinite pulselengths. As the applied
gate pulses have only a finite duration, a calculation of the
dynamics of the charge transfer is necessary in order to give
an estimate of the deviations from the simple expressions
given above. Such a calculation has been carried out on the
basis of a simple transistor model. The calculations are
straightforward but rather tedious, so only the conclusion
will be given here: it appears that the capacitive voltage
division is approximately ten times faster than the BB transfer,
but in both cases the transfer is so fast that the deviation of
~ from the values calculated from the simple expressions is
less than 1 percent for pulselengths greater than 10 ps, which
is the smallest clock pulselength that gives satisfactory opera-
tion of the BBD shift register. Further, it should be noticed
that only differences in the deviations from the ideal sample
values will be a source of signal distortion. Equal errors only
give a dc level shift. Finally, it can be concluded that (l), (4),
and (8) can be used without modifications for incomplete
charge transfer.
D. Clearing of the Capacitance Matrix
After charge transfer, the capacitors in the matrix will con-
tain a charge that has to be removed before the next charge
transfer can take place. To remove the charge from a capaci-
tor Cki the p diffusion side of Cki has to be grounded. This
can only be done through the associated transistor Tkj. A
gate pulse opens Tkj, and the jth column in the matrix is
grounded by applying a gate pulse to the clear transistor T,j
(index c for clear). To prevent the capacitors C in the BBD
from being discharged, a row of transistors Tii (index i for
inhibit) is placed between the matrix and the BBD.
III. DESIGN OBJECTIVES
A. Layout
The BBD is implemented with tetrode transistors in order
to obtain the best transport parameter a. The geometry is
standard as shown in [5] . The size of the capacitors in the
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BBD is approximately 1.6 pF (60 pm by 80 ~). Source-
follower output buffers are provided at ‘the serial output of the
BBD.
The capacitance matrix is made with the same p diffusion
area for all capacitors, thus obtaining the same parasitic
capacitance to substrate from all memory elements. The
programming of capacitor size is done by a special mask
which is used in both the thin oxide step and the aluminum
step. The principle is shown in Fig. 3. Parts of the diffused
areas do not have thin oxide and are not covered by aluminum.
The use of a special mask for defining the capacitor values
greatly facilitates reprogramming. In the test circuit, two
rows (row 1 and row 2) have been programmed for BB transfer
of charge from the shift register to the capacitor row. The
encoded signals are a sine wave and a triangular wave, respec-
tively. The third row has been programmed for capacitive
voltage division and is encoded to generate a triangular wave.
It can be used for investigating voltage division both from the
capacitance row to the BBD and vice versa, since a signal
sample Vi obtained in the BBD after charge transfer shows
the same dependence on Cj in the two cases. This can be seen
by rewriting (4):
q=v~- & (u, + v~).
1
(lo)
When comparing this expression to (1) it is seen that in both
cases the signal waveform is determined by Ci/(C + Cj).
The maximum size of the matrix capacitors is approximately
0.85 pF (32 urn by 79 Mm). The accuracy which can be
obtained depends on the tracking of the various capacitors
and this is inherently good because of small tolerances on
masks and small variations in oxide thickness within each
chip.
In the calculation of the capacitor values Cj all parasitic
capacitances have been taken into consideration. The most
important parasitic capacitances are the junction capacitances
from the capacitors in the BBD to substrate and from the
matrix capacitors to substrate. When these are taken into
account, (1), (3), and (7) should be modified to
V~=V, =~=c, +cc~c+c Vref
1 PI P
c
5=c+Cp+cj +cpi(u0+vF)
(11)
(12)
58 IEEE JOURNAL OF SOLID-STATE CIRCUITS, FEBRUARY 1975
0
‘dc
(a) ‘
Fig. 5. Output
tance matrix
matrix.
Cj + Cpj
~=vF+uo-(vg-vT)~
P
v -15”Iwf =
U. =-12”
f. 20kHz
c
hcmizorit al
0,5 ms/div.
vwt ical
0,5 V/div.
signals from BBD. (a) Voltage division from capaci-
to BBD. (b) BB transfer from BBD to capacitance
(13)
where CP is the junction capacitance from the p diffusion
side of C to substrate, and CPj is the junction capacitance
from the p diffusion side of Cj to substrate. For the parasitic
junction capacitors, the capacitance value per square unit will
be approximately 10 percent of the desired oxide capacitances.
B. Technology
The AROM is produced using standard p-channel tech-
nology. The substrate is 5-9 ~ . cm n-type (100). Thin oxide
t = 1000 A. Threshold voltage VT= 2.2 V. (Calculated
v%e.) The AROM circuit is shown in Fig. 4.
IV. TEST RESULTS
Measurements on AROM circuits show wafer yields from O
to 17 percent. Fig. 5 shows the triangular output signals.
Voltage division gives the best result with no attenuation or
DC level shift. Only an error from a noncompensated parasitic
wiring capacitance is noticed. BB transfer from BBD to
capacitance matrix may also give good results, but the output
~o=. ll+v
“F=. %ov
f= = 20 kHz
horizontal
0.5 ms/div.
vertical
0.2 V/div.
is dependent on the threshold voltage of transistor Tki as
given ‘in (7). If VT is not the same for all transistors in” the
row, noise will be imposed on the output signal as shown in
Fig. 5(b).
To evaluate the output signal, peak voltages are measured
from the source follower output of the BBD and divided by
the source follower amplification. Fig. 6 shows the depen-
dence of normalized peak output voltage versus clock ampli-
tude U. and reference voltage VIef for BB transfer and voltage
division, respectively. The results show the expected linear
dependence close to the theoretical values. In Fig. 6(a) an
extraordinary high value of VT gives a shift of the curve. In
Fig. 6(b) a shift of the curve is also noticed. This is due to an
offset in the clock voltages: instead of switching between O
and U., @l and @2 switches between VOff and UO, whqre
VOff is a dc offset voltage of approximately 2 V.
V. CONCLUSION
It can be concluded that it is possible to construct an
analog memory with a capacitance matrix and a BBD readout.
Capacitive voltage division is the best method for information
transport from matrix to BBD unless the threshold voltages
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Fig.6. Output peak voltage normalized with source follower ampli-
fications (a) function of clock amplitude and (b) reference voltage
Vref.
show extremely low variation. Both theory and experiments
show that charge transfer between matrix and BBD in all cases
are faster than the serial transfer in the BBD. The limits in
speed and clock frequency are the fundamental limits of the
BBD.
If a BBD with 500 elements is required, which is the case in
many applications, and standard tolerances are used the chip
size will be 3 by 10 mm for only three rows. Thus if larger
memory systems are needed hybrid solutions may be used.
ACKNOWLEDGMENT
The authors wish to thank Prof. G. Bruun for the idea of
the AROM and for his constant interest in the work. Thanks
are also due to D. Rebild and the laboratory staff for assis-
tance in practical problems.
[1]
[2]
[3]
[4]
[5]
REFERENCES
F. L. J. Sangster, “The bucket-brigade delay line, a shift register
for analogue signals,” Philips Tech. Rev., vol. 31, pp. 97-11(),
1970.
W. S. Boyle and G. E. Smith, “Charge+oupled semiconductor
devices,” Bell Syst. Tech. J., vol. 49, pp. 587-593, Apr. 1970.
W. E. Engeler, J. J. Tiemann, and R. D. Baertsch, “The surface-
charge transistor,” IEEE Trans. Electron Devices, vol. ED-1 8, pp.
1125-1136, Dec. 1971.
F. L. J. Sangster and K. Teer, “Bucket-brigade electronics–new
possibilities for delay, time-axis conversion, and scanning,” IEEE
J. Solid-State Circuits, vol. SC-4, pp. 131-136, June 1969.
F. L. J. Sangster, “Integrated bucket brigade delay line using MOS-
tetrodes,” Philips Tech. Rev., vol. 31, p. 266, 1970.
Erik Bruun (S’73-M’74) was born in Copen-
hagen, Denmark, on December 26, 1949. He
received the M.S. degree in electrical engineer-
ing from the Technica3 University of Denmark,
Lyngby, in 1974.
From January 1974 to September 1974 he
was with Advanced Systems Department of
Christian Rovsing A/S, where he was working
on the development and construction of flight-
hardware and test equipment for a European
satellhe (Orbital Test Satellite, OTS). Since
September 1974 he has been with the Laboratory for ‘Semiconductor
Devices at the TechnicaJ University of Denmark, where he is cur-
rently working towards the Ph.D. degee in the field of MNOS
memories.
Mr. Bruun is a member of the Danish En@eering Society.
Ole Olesen was born in Fyen, Denmark, on
February 16, 1932. He received the M.S.
degree in electrical engineering and the Lie.
Techn. degree (comparable to the Ph.D. degee)
from the Technicrd University of Denmark,
Lyngby, in 1958 and 1970, respectively.
From 1958 to 1960 he worked in the elec-
tronic department of the Royrd Danish Air-
force on problems concerning airborne naviga-
tion equipment. From 1960 to 1967 he was a
member of the Research and Teaching Staff
of the Electronics Laboratory and from 1967 at the Laboratory for
Semiconductor Devices both at the Technicat University of Denmark.
He is now Associate Professor. His research interests are in the area of
charge transfer devices and semiconductor memories.
Dr. Olesen is a member of the Danish Engineering Society.
